

micro and nanoelectronics  
microsystems  
ambient intelligence  
image chain  
biology and health



## Chip-to-Wafer Technologies for High Density 3D Integration

CEA Leti Minatec Campus,  
STMicroelectronics,  
SET, CNRS Cemes,  
Air Liquide Electronics Systems

May 11, 2011

leti

2007

cea



# A collaborative work

---

**CEA Leti Minatec Campus:** T. Signamarcheix, L. Bally, L. Sanchez, M. Francou, S. Verrun, E. Augendre, L. Di Cioccio, V. Carron, C. Deguet and N. Sillon

**STMicroelectronics:** R. Taibi, A. Delolme, A. Farcy and B. Descouts

**SET:** G. Lecarpentier

**CNRS Cemes:** M. Legros and M. Martinez

**Air Liquide Electronics Systems:** V. Lelievre

# Chip-to-Wafer Technologies for High Density 3D Integration

---

Introduction

Direct Cu bonding process

SET FC300 with special design

Alignment performance

Electrical validation

Conclusions

# 3D assembly by chip or wafer stacking


## Multifunction devices (heterogeneous integration)

### Repartitioning

reduces area of individual chips (Yield improvement).

reduces number of mask levels per die (Cost improvement).

results in shorter global interconnect lines (Energy saving / performance improvement).



# Chip-to-Wafer stacking through direct bonding

---

## Flexibility

- In size

- In technology / supplier

## High yield

- Known good dies

- Good overlay


## Benefits of direct bonding

- Low pressure

- Low temperature

- No underfill even at high interconnect density

# Die-to-Wafer alignment




Damascene processing determines die and wafer surface topography.

Cu surface is recessed (dishing).

Both chip and wafer surfaces are activated prior to bonding.

© CEA 2011. All rights reserved  
Any reproduction in whole or in part on any medium or use of the information contained herein  
is prohibited without the prior written consent of CEA.


# Die-to-Wafer placement



Die is placed.

Die is secured by direct SiO<sub>2</sub>- SiO<sub>2</sub> bonding  
(low force, room temperature).

# Die-to-Wafer interconnection





## Cu - Cu direct bonding:

occurs during collective annealing.

is driven by Cu thermal expansion.

depends on Cu thickness, dishing and temperature.


# Grain boundaries evolve with annealing.



Grain growth at triple points

Here: 2h @ 400°C


# FC300 special design against particulate contamination




# Effective particulate contamination control with special design FC300

**FC300**  
in class 1000 environment


special design FC300  
in class 10 environment



# Alignment control




Infrared reading




# Axial alignment is controlled $\leq 1 \mu\text{m}$ and could be improved by working on calibration.



Left alignment pattern




Right alignment pattern



# Angular misalignment <math>< 10^{-2}</math> degree




# Sample preparation for electrical measurements



Si coarse grinding  
Si etch (TMAH)  
 $\text{SiO}_2$  etch

# Cu resistivity is as expected on each level.


L=640 $\mu$ m  
W=3 $\mu$ m  
T=0.5 $\mu$ m



chip



wafer




$$\rho = 21.7 \pm 0.2 \text{ n}\Omega\cdot\text{m}$$


$$\rho = 20.8 \pm 0.2 \text{ n}\Omega\cdot\text{m}$$

# Current flow from Chip to Wafer

$L=640\mu\text{m}$   
 $W=3\mu\text{m}$   
 $T=2\times 0.5\mu\text{m}$



# Bonded interconnects show identical resistivity as for Wafer-to-Wafer bonding




$$\rho = 20.9 \pm 0.2 \text{ n}\Omega \cdot \text{m}$$

$\rho = 20.8 \text{ n}\Omega \cdot \text{m}$  on Cu-Cu bonded wafers:

R. Taibi *et al.*, "Full characterization of Cu/Cu direct bonding for 3D integration", *Proceedings 60th ECTC*, pp.219-225, June 1-4 2010


© CEA 2011. All rights reserved  
Any reproduction in whole or in part on any medium or use of the information contained herein  
is prohibited without the prior written consent of CEA

# Current flow through multiple bonding contacts



There are **10136** bonding contacts ( $3 \times 3 \mu\text{m}^2$ ) with  $7 \mu\text{m}$  pitch.

# The long daisy chain shows very tight resistance distribution.



$$\rho = 24.3 \pm 0.2 \text{ n}\Omega \cdot \text{m}$$

This resistivity value probably contains a contribution from the bonding interface.

# Conclusions

Chip-to-Wafer assembly has been demonstrated through Pick & Place and direct Cu-Cu bonding.

The benefit of the approach is to allow low temperature and low pressure die positioning, and to work without underfill even at high interconnect densities.

FC300 special design effectively reduces particulate contamination. Misalignment is  $\leq 1 \mu\text{m}$  and could be reduced by improving the calibration procedure.

Chip-to-Wafer electrical continuity was verified for the first time and is showed to behave as in Wafer-to-Wafer configuration. Characterization is on going and further results will be submitted to IEDM 2011 (R. Taibi *et al.*).

# Acknowledgments

---

This work has been performed in the frame of the PROCEED project founded by the French authorities (at both regional and ministerial levels) and by European authorities (FEDER).